code VHDL synthétisable et draw.io

docs/img/FSM.drawio

docs/img/FSM.png

docs/img/OperativeUnit.drawio

docs/img/OperativeUnit.png

src/hdl/controlUnit.vhd

src/hdl/firUnit.vhd

src/hdl/operativeUnit.vhd