Skip to content
Snippets Groups Projects
Commit dc1a8fda authored by Jean-Noël Bazin's avatar Jean-Noël Bazin
Browse files

up src automate

parent affb2b0c
Branches
No related tags found
No related merge requests found
...@@ -7,7 +7,6 @@ entity automate is ...@@ -7,7 +7,6 @@ entity automate is
port ( port (
I_clk : in std_logic; I_clk : in std_logic;
I_rst : in std_logic; I_rst : in std_logic;
I_bouton : in std_logic;
I_clk_display : in std_logic; I_clk_display : in std_logic;
I_bouton : in std_logic; I_bouton : in std_logic;
I_invalide : in std_logic; I_invalide : in std_logic;
...@@ -30,17 +29,16 @@ architecture a_automate of automate is ...@@ -30,17 +29,16 @@ architecture a_automate of automate is
st_fin_vert, st_fin_vert,
st_fin_rouge st_fin_rouge
); );
signal ST_ETAT : TYPE_ETAT; signal SR_ETAT : TYPE_ETAT;
begin begin
UpdateState : process (I_clk, I_rst) process (I_clk, I_rst)
begin begin
if(I_rst = '1')then if(I_rst = '1')then
__BLANK_TO_FILL__ __BLANK_TO_FILL__
case ETAT is case SR_ETAT is
when st_attente_succes => when st_attente_succes =>
l_verte <= '1'; l_verte <= '1';
...@@ -48,9 +46,9 @@ begin ...@@ -48,9 +46,9 @@ begin
comptage <= '0'; comptage <= '0';
enregistrement <= '0'; enregistrement <= '0';
if bouton = '1' then if bouton = '1' then
ST_ETAT <= st_comptage; SR_ETAT <= st_comptage;
else else
ST_ETAT <= st_attente_succes; SR_ETAT <= st_attente_succes;
end if; end if;
when __BLANK_TO_FILL__ when __BLANK_TO_FILL__
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment