Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
T
tp-filtre-etudiant-c24niore
Manage
Activity
Members
Labels
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Container registry
Model registry
Operate
Environments
Terraform modules
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Admin message
La purge estivale des projets de gitlab-df sera réalisée jeudi 10 juillet vers 10h.
Show more breadcrumbs
UEEE
sar-signal-audio
gr-vhdl-c24niore
tp-filtre-etudiant-c24niore
Commits
2ed3886f
Commit
2ed3886f
authored
1 month ago
by
NIORE Corentin
Browse files
Options
Downloads
Patches
Plain Diff
Update file operativeUnit.vhd
parent
1776a639
Branches
Branches containing commit
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
src/hdl/operativeUnit.vhd
+11
-6
11 additions, 6 deletions
src/hdl/operativeUnit.vhd
with
11 additions
and
6 deletions
src/hdl/operativeUnit.vhd
+
11
−
6
View file @
2ed3886f
...
...
@@ -130,7 +130,7 @@ begin
-- Process to describe the counter providing the selection adresses
-- of the multiplexers
incr_address
:
process
(
I_clock
,
I_reset
)
is
ster
(
SR_readAddress
);
incr_address
:
process
(
I_clock
,
I_reset
)
is
begin
if
I_reset
=
'1'
then
-- asynchronous reset (active high)
...
...
@@ -169,6 +169,9 @@ begin
elsif
rising_edge
(
I_clock
)
then
if
I_loadSum
=
'1'
then
SR_sum
<=
SC_addResult
;
elsif
I_initSum
=
'1'
then
SR_sum
<=
(
others
=>
'0'
);
end
if
;
end
if
;
end
process
sum_acc
;
...
...
@@ -177,12 +180,14 @@ begin
store_result
:
process
(
I_clock
,
I_reset
)
is
begin
if
I_reset
=
'1'
then
SR_filteredSample
<=
(
other
=>
'0'
);
SR_filteredSample
<=
(
other
s
=>
'0'
);
elsif
rising_edge
(
I_clock
)
then
if
I_loadOutput
=
'1'
;
for
i
in
20
downto
5
loop
SR_filteredSample
(
i
-4
)
<=
SR_sum
(
i
)
end
loop
;
if
I_loadOutput
=
'1'
then
if
(
SC_addResult
(
14
)
=
'0'
)
then
SR_filteredSample
<=
SC_addResult
(
30
downto
15
);
else
SR_filteredSample
<=
SC_addResult
(
30
downto
15
)
+
1
;
end
if
;
end
if
;
end
if
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment