Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
T
tp-synthe-etudiant-m24hashi
Manage
Activity
Members
Labels
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Container registry
Model registry
Operate
Environments
Terraform modules
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Admin message
La purge estivale des projets de gitlab-df sera réalisée jeudi 10 juillet vers 10h.
Show more breadcrumbs
UEEE
sar-signal-audio
gr-vhdl-m24hashi
tp-synthe-etudiant-m24hashi
Commits
05b6119e
Commit
05b6119e
authored
1 month ago
by
LHOMME Titouan
Browse files
Options
Downloads
Patches
Plain Diff
Edit wave_generator.vhd
parent
235095f0
Branches
main
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
src/hdl/wave_generator.vhd
+7
-7
7 additions, 7 deletions
src/hdl/wave_generator.vhd
with
7 additions
and
7 deletions
src/hdl/wave_generator.vhd
+
7
−
7
View file @
05b6119e
...
@@ -124,7 +124,7 @@ begin
...
@@ -124,7 +124,7 @@ begin
I_din1
=>
S_square
,
I_din1
=>
S_square
,
I_din2
=>
S_saw_tooth_out_lut
,
I_din2
=>
S_saw_tooth_out_lut
,
I_din3
=>
S_triangle_out_lut
,
I_din3
=>
S_triangle_out_lut
,
O_dout
=>
O
_wav
O_dout
=>
S
_wav
e_sample
);
);
-- Module G
-- Module G
...
@@ -133,17 +133,17 @@ begin
...
@@ -133,17 +133,17 @@ begin
G_N
=>
G_N
G_N
=>
G_N
)
)
port
map
(
port
map
(
I_din
=>
O
_wav
,
I_din
=>
S
_wav
e_sample
,
O_dout
=>
O_wav
O_dout
=>
S_opposite_wave_sample
);
);
-- Module H
-- Module H
H_inst
:
entity
work
.
module_H
H_inst
:
entity
work
.
module_H
port
map
(
port
map
(
I_sel
=>
S_sign_sel
,
I_sel
=>
S_sign_sel
,
I_din0
=>
O
_wav
,
I_din0
=>
S
_wav
e_sample
,
I_din1
=>
O_wav
,
I_din1
=>
S_opposite_wave_sample
,
O_dout
=>
O
_wav
O_dout
=>
S
_wav
e_value
);
);
-- Module I
-- Module I
...
@@ -154,7 +154,7 @@ begin
...
@@ -154,7 +154,7 @@ begin
port
map
(
port
map
(
I_clk
=>
I_clk
,
I_clk
=>
I_clk
,
I_rst
=>
I_rst
,
I_rst
=>
I_rst
,
I_din
=>
O
_wav
,
I_din
=>
S
_wav
e_value
,
O_dout
=>
O_wav
O_dout
=>
O_wav
);
);
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment