Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
T
tp-loto-etudiant-m24luisl
Manage
Activity
Members
Labels
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Container registry
Model registry
Operate
Environments
Terraform modules
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
tp-vhdl-mee
MEDCON
gr-vhdl-m24luisl
tp-loto-etudiant-m24luisl
Commits
7b2773a0
Commit
7b2773a0
authored
3 months ago
by
Michelly LUIS LACERDA
Browse files
Options
Downloads
Patches
Plain Diff
tp fini
parent
918b5c88
Branches
Branches containing commit
No related tags found
No related merge requests found
Changes
3
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
src/automate.vhd
+7
-5
7 additions, 5 deletions
src/automate.vhd
src/compteur_modulo4.vhd
+3
-3
3 additions, 3 deletions
src/compteur_modulo4.vhd
src/compteur_modulo6.vhd
+1
-1
1 addition, 1 deletion
src/compteur_modulo6.vhd
with
11 additions
and
9 deletions
src/automate.vhd
+
7
−
5
View file @
7b2773a0
...
...
@@ -36,6 +36,10 @@ begin
process
(
I_clk
,
I_rst
)
begin
if
(
I_rst
=
'1'
)
then
O_counting
<=
'0'
;
O_store
<=
'0'
;
O_l_red
<=
'0'
;
O_l_green
<=
'1'
;
SR_STATE
<=
st_wait_success
;
elsif
rising_edge
(
I_clk
)
then
...
...
@@ -69,7 +73,7 @@ begin
if
I_invalide
=
'0'
then
SR_STATE
<=
st_store
;
els
if
I_invalide
=
'1'
then
els
e
SR_STATE
<=
st_wait_failed
;
end
if
;
...
...
@@ -81,7 +85,7 @@ begin
if
I_end
=
'1'
then
SR_STATE
<=
st_end_red
;
els
if
I_end
=
'0'
then
els
e
SR_STATE
<=
st_wait_success
;
end
if
;
...
...
@@ -105,7 +109,7 @@ begin
SR_STATE
<=
st_end_red
;
end
if
;
when
st_wait_failed
=>
when
others
=>
O_counting
<=
'0'
;
O_store
<=
'0'
;
O_l_red
<=
'1'
;
...
...
@@ -115,8 +119,6 @@ begin
SR_STATE
<=
st_counting
;
end
if
;
when
others
=>
SR_STATE
<=
st_wait_success
;
end
case
;
end
if
;
...
...
This diff is collapsed.
Click to expand it.
src/compteur_modulo4.vhd
+
3
−
3
View file @
7b2773a0
...
...
@@ -20,12 +20,12 @@ architecture modulo4_a of compteur_modulo4 is
begin
mod4
:
process
(
clk
,
rst
)
mod4
:
process
(
I_
clk
,
I_
rst
)
begin
if
rst
=
'1'
then
if
I_
rst
=
'1'
then
SR_Counter
<=
"00"
;
elsif
rising_edge
(
clk
)
then
elsif
rising_edge
(
I_
clk
)
then
if
SR_Counter
=
"11"
then
SR_Counter
<=
"00"
;
else
...
...
This diff is collapsed.
Click to expand it.
src/compteur_modulo6.vhd
+
1
−
1
View file @
7b2773a0
...
...
@@ -29,7 +29,7 @@ begin
if
I_block
=
'0'
then
SR_Counter
<=
SR_Counter
+
1
;
if
SR_Counter
=
"1
1
1"
then
if
SR_Counter
=
"1
0
1"
then
SR_Counter
<=
"000"
;
end
if
;
else
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment